# YOVI 2008 Core

### Watch Dog Timer

## (WDT)

### **Function Specifications**

**Rev 0.00** 

08/03/01

onic

Rev.	Revision content	Approved	Checked	Created
0.00	New created			Duong Dang 08/03/20
		(		
		~ 05		
	ico			
Ċ	er.			
×				

#### **Index and Table**

5.1 5.2	egister Desc Timer C Timer C	cription ounter (TCNT) ontrol Status Register (TC	CSR)
6.1	Watchdo	og Timer Mode	
6.2 6.3	Interval RESO S	Timer Mode	
Ç			

#### 1. Scope

This document is the Function Specification of Watch Dog Timer.

#### 2. Features

It contains:

- Selectable from eight (WDT\_0) or 16 (WDT\_1) counter input clocks.
- Switchable between watchdog timer mode and interval timer mode.

#### WatchdogTimer Mode:

- If the counter overflows, an internal reset or an internal NMI interrupt is generated.
- When the LSI is selected to be internally reset at counter overflow, a low level signal is output from the RESO pin if the counter overflows.

#### **Internal Timer Mode:**

Sentron

> If the counter overflows, an internal timer group (WOVI) is generated.

#### 3. Block Diagram



Figure 3.1: FRT block diagram

#### 4. Port Description

Table below shows the FRT port descriptions

Name	I/O	Function
RESO	Output	Outputs the counter overflow signal in watchdog timer mode
EXCL	Input	Inputs the clock pulse to the WDT_1 prescaler counter

et de A

#### 5. Register Description

This WDT has the following registers:

- Timer Counter (TCNT)
- Timer Control Status Register (TCSR)

### 5.1 Timer Counter (TCNT)

Bit	7	6	5	4	3	2	1	0	
	TCNT7	TCNT6	TCNT5	TCNT4	TCNT3	TCNT2	TCNT1	TCNT0	
Initial value	0	0	0	0	0	0	0	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
5.2	5.2 Timer Control Status Register (TCSR)								
TCSR sele				•	•	•	ode.		
Bit	7	6	5	4	3	2	1	0	
	OVF	WT/IT	TME		RST/NMI	CKS2	CKS1	CKS0	
Initial value	e						11		
Read/Write	e R/	W R/W	R/W	R/W	R/W	R/W	R/W	R/W	

• 10	CSR_0			
Bit	Bit Name	Initial Value	R/W	Description
7	OVF	0	R/(W)*	Overflow Flag
				Indicates that TCNT has overflowed (changes from H'FF to H'00).
				[Setting conditions]
				When TCNT overflows (changes from H'FF to H'00)
				<ul> <li>When internal reset request generation is selected in watchdog timer mode, OVF is cleared automatically by the internal reset.</li> </ul>
				[Clearing conditions]
				<ul> <li>When TCSR is read when OVF = 1, then 0 is written to OVF</li> </ul>
				When 0 is written to TME
6	WT/IT	0	R/W	Timer Mode Select
				Selects whether the WDT is used as a watchdog timer or interval timer.
				0: Interval timer mode
				1: Watchdog timer mode
				COL
			5	
		Y		
4				
	~			

#### YOVI 2008 Core WDT Function Specifications

5	TME	0	R/W	Timer Enable
				When this bit is set to 1, TCNT starts counting.
				When this bit is cleared, TCNT stops counting and is initialized to H'00.
4	_	0	R/W	Reserved
				The initial value should not be changed.
3	RST/MI	0	R/W	Reset or NMI
				Selects to request an internal reset or an NMI interrupt when TCNT has overflowed.
				0: An NMI interrupt is requested
				1: An internal reset is requested
2 to 0	CKS2 to		R/W	Clock Select 2 to 0
	CKS0			Select the clock source to be input to TCNT. The overflow frequency for $\phi = 33$ MHz is enclosed in parentheses.
				000: φ/2 (frequency: 15.5 μs)
				001: φ/64 (frequency: 496.5 μs)
				010: φ/128 (frequency: 993.0 μs)
				011:
				100: φ/2048 (frequency: 15.9 ms)
				101: φ/8192 (frequency: 63.6 ms)
				110: φ/32768 (frequency: 254.2 ms)
				111: ቀ/131072 (frequency: 1.02 s)

Note: \* Only 0 can be written, to clear the flag.

Servicor

Bit	Bit Name	Initial Value	R/W	Description		
7	OVF	0	R/(W)*1	Overflow Flag		
				Indicates that TCNT has overflowed (changes from H'FF to H'00).		
				[Setting conditions]		
				When TCNT overflows (changes from H'FF to H'00)		
				<ul> <li>When internal reset request generation is selected in watchdog timer mode, OVF is cleared automatically by the internal reset.</li> </ul>		
				[Clearing conditions]		
				<ul> <li>When TCSR is read when OVF = 1*<sup>2</sup>, then 0 is written to OVF</li> </ul>		
				When 0 is written to TME		
6	WT/IT	0	R/W	Timer Mode Select		
				Selects whether the WDT is used as a watchdog timer or interval timer.		
				0: Interval timer mode		
				1: Watchdog timer mode		
5	TME	0	R/W	Timer Enable		
				When this bit is set to 1, TCNT starts counting.		
				When this bit is cleared, TCNT stops counting and is initialized to H'00.		
4	PSS	0	R/W	Prescaler Select		
				Selects the clock source to be input to TCNT.		
				0: Counts the divided cycle of $\phi$ -based prescaler (PSM)		
				<ol> <li>Counts the divided cycle of</li></ol>		
3	RST/NMI	0	R/W	Reset or NMI		
				Selects to request an internal reset or an NMI interrupt when TCNT has overflowed.		
				0: An NMI interrupt is requested		
				1: An internal reset is requested		
Ċ	50					

2 to 0	CKS2 to	All 0	R/W	Clock Select 2 to 0
	CKS0			Select the clock source to be input to TCNT. The overflow cycle for $\phi$ = 33 MHz and $\phi$ SUB = 32.768 kHz is enclosed in parentheses.
				When PSS = 0:
				000: φ/2 (frequency: 15.5 μs)
				001: φ/64 (frequency: 496.5 μs)
				010: φ/128 (frequency: 993.0 μs)
				011:
				100:  \$\phi/2048 (frequency: 15.9 ms)
				101:
				110:
				111:
				When PSS = 1:
				000: φSUB/2 (cycle: 15.6 ms)
				001: φSUB/4 (cycle: 31.3 ms)
				010: φSUB/8 (cycle: 62.5 ms)
				011:
				100: φSUB/32 (cycle: 250 ms)
				101: φSUB/64 (cycle: 500 ms)
				110: φSUB/128 (cycle: 1 s)
				111: φSUB/256 (cycle: 2 s)

- Notes: 1. Only 0 can be written, to clear the flag.
  - When OVF is polled with the interval timer interrupt disabled, OVF = 1 must be read at least twice.

Source

#### 6. Operation



#### 6.1 Watchdog Timer Mode









Figure 6.3: OVF Flag Set Timing



#### 6.3 RESO Signal Output Timing

0

- of

Figure 6.4: Output of RESO signal

-End-