

---

# **YOVI 2008 Core**

## **Watch Dog Timer**

### **(WDT)**

## **Function Specifications**

---

**Rev 0.00**

**08/03/01**

| <b>Rev.</b> | <b>Revision content</b> | <b>Approved</b> | <b>Checked</b> | <b>Created</b>         |
|-------------|-------------------------|-----------------|----------------|------------------------|
| 0.00        | New created             |                 |                | Duong Dang<br>08/03/20 |
|             |                         |                 |                |                        |
|             |                         |                 |                |                        |
|             |                         |                 |                |                        |
|             |                         |                 |                |                        |
|             |                         |                 |                |                        |
|             |                         |                 |                |                        |
|             |                         |                 |                |                        |
|             |                         |                 |                |                        |
|             |                         |                 |                |                        |

**Index and Table**

|     |  |    |
|-----|--|----|
| 1.  | Scope.....                                 | 3  |
| 2.  | Features .....                             | 4  |
| 3.  | Block Diagram .....                        | 5  |
| 4.  | Port Description .....                     | 6  |
| 5.  | Register Description .....                 | 6  |
| 5.1 | Timer Counter (TCNT).....                  | 6  |
| 5.2 | Timer Control Status Register (TCSR) ..... | 6  |
| 6.  | Operation.....                             | 11 |
| 6.1 | Watchdog Timer Mode.....                   | 11 |
| 6.2 | Interval Timer Mode.....                   | 11 |
| 6.3 | RESO Signal Output Timing .....            | 12 |

## 1. Scope

This document is the Function Specification of Watch Dog Timer.

## 2. Features

It contains:

- Selectable from eight (WDT\_0) or 16 (WDT\_1) counter input clocks.
- Switchable between watchdog timer mode and interval timer mode.

### WatchdogTimer Mode:

- If the counter overflows, an internal reset or an internal NMI interrupt is generated.
- When the LSI is selected to be internally reset at counter overflow, a low level signal is output from the RESO pin if the counter overflows.

### Internal Timer Mode:

- If the counter overflows, an internal timer group (WOVI) is generated.

### 3. Block Diagram




Figure 3.1: FRT block diagram

## 4. Port Description

Table below shows the FRT port descriptions

| Name              | I/O    | Function   |
|-------------------|--------|--|
| $\overline{RESO}$ | Output | Outputs the counter overflow signal in watchdog timer mode |
| EXCL              | Input  | Inputs the clock pulse to the WDT_1 prescaler counter      |

## 5. Register Description

This WDT has the following registers:

- Timer Counter (TCNT)
- Timer Control Status Register (TCSR)

### 5.1 Timer Counter (TCNT)

|               |       |       |       |       |       |       |       |       |
|---------------|-------|-------|-------|-------|-------|-------|-------|-------|
| Bit           | 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
|               | TCNT7 | TCNT6 | TCNT5 | TCNT4 | TCNT3 | TCNT2 | TCNT1 | TCNT0 |
| Initial value | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     |
| Read/Write    | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   |

### 5.2 Timer Control Status Register (TCSR)

TCSR selects the clock source to be input to TCNT, and the timer mode.

|               |     |                     |     |     |                       |      |      |      |
|---------------|-----|---------------------|-----|-----|-----------------------|------|------|------|
| Bit           | 7   | 6                   | 5   | 4   | 3                     | 2    | 1    | 0    |
|               | OVF | WT/ $\overline{IT}$ | TME | —   | RST/ $\overline{NMI}$ | CKS2 | CKS1 | CKS0 |
| Initial value |     |                     |     |     |                       |      |      |      |
| Read/Write    | R/W | R/W                 | R/W | R/W | R/W                   | R/W  | R/W  | R/W  |

- TCSR\_0

| Bit | Bit Name | Initial Value | R/W    | Description   |
|-----|----------|---------------|--------|---|
| 7   | OVF      | 0             | R/(W)* | <p>Overflow Flag</p> <p>Indicates that TCNT has overflowed (changes from H'FF to H'00).</p> <p>[Setting conditions]</p> <ul style="list-style-type: none"> <li>• When TCNT overflows (changes from H'FF to H'00)</li> <li>• When internal reset request generation is selected in watchdog timer mode, OVF is cleared automatically by the internal reset.</li> </ul> <p>[Clearing conditions]</p> <ul style="list-style-type: none"> <li>• When TCSR is read when OVF = 1, then 0 is written to OVF</li> <li>• When 0 is written to TME</li> </ul> |
| 6   | WT/IT    | 0             | R/W    | <p>Timer Mode Select</p> <p>Selects whether the WDT is used as a watchdog timer or interval timer.</p> <p>0: Interval timer mode</p> <p>1: Watchdog timer mode</p>  |

|        |                              |       |     |   |
|--------|------------------------------|-------|-----|---|
| 5      | TME                          | 0     | R/W | Timer Enable<br>When this bit is set to 1, TCNT starts counting.<br>When this bit is cleared, TCNT stops counting and is initialized to H'00.   |
| 4      | —                            | 0     | R/W | Reserved<br>The initial value should not be changed.  |
| 3      | RST/ $\overline{\text{NMI}}$ | 0     | R/W | Reset or NMI<br>Selects to request an internal reset or an NMI interrupt when TCNT has overflowed.<br>0: An NMI interrupt is requested<br>1: An internal reset is requested   |
| 2 to 0 | CKS2 to CKS0                 | All 0 | R/W | Clock Select 2 to 0<br>Select the clock source to be input to TCNT. The overflow frequency for $\phi = 33 \text{ MHz}$ is enclosed in parentheses.<br>000: $\phi/2$ (frequency: 15.5 $\mu\text{s}$ )<br>001: $\phi/64$ (frequency: 496.5 $\mu\text{s}$ )<br>010: $\phi/128$ (frequency: 993.0 $\mu\text{s}$ )<br>011: $\phi/512$ (frequency: 4.0 ms)<br>100: $\phi/2048$ (frequency: 15.9 ms)<br>101: $\phi/8192$ (frequency: 63.6 ms)<br>110: $\phi/32768$ (frequency: 254.2 ms)<br>111: $\phi/131072$ (frequency: 1.02 s) |

Note: \* Only 0 can be written, to clear the flag.



| Bit | Bit Name              | Initial Value | R/W                 | Description   |
|-----|-----------------------|---------------|---------------------|---|
| 7   | OVF                   | 0             | R/(W)* <sup>1</sup> | <p>Overflow Flag</p> <p>Indicates that TCNT has overflowed (changes from H'FF to H'00).</p> <p>[Setting conditions]</p> <ul style="list-style-type: none"> <li>When TCNT overflows (changes from H'FF to H'00)</li> <li>When internal reset request generation is selected in watchdog timer mode, OVF is cleared automatically by the internal reset.</li> </ul> <p>[Clearing conditions]</p> <ul style="list-style-type: none"> <li>When TCSR is read when <math>OVF = 1^{*2}</math>, then 0 is written to OVF</li> <li>When 0 is written to TME</li> </ul> |
| 6   | WT/ $\overline{IT}$   | 0             | R/W                 | <p>Timer Mode Select</p> <p>Selects whether the WDT is used as a watchdog timer or interval timer.</p> <p>0: Interval timer mode</p> <p>1: Watchdog timer mode</p>  |
| 5   | TME                   | 0             | R/W                 | <p>Timer Enable</p> <p>When this bit is set to 1, TCNT starts counting.</p> <p>When this bit is cleared, TCNT stops counting and is initialized to H'00.</p>  |
| 4   | PSS                   | 0             | R/W                 | <p>Prescaler Select</p> <p>Selects the clock source to be input to TCNT.</p> <p>0: Counts the divided cycle of <math>\phi</math>-based prescaler (PSM)</p> <p>1: Counts the divided cycle of <math>\phi_{SUB}</math>-based prescaler (PSS)</p>  |
| 3   | RST/ $\overline{NMI}$ | 0             | R/W                 | <p>Reset or NMI</p> <p>Selects to request an internal reset or an NMI interrupt when TCNT has overflowed.</p> <p>0: An NMI interrupt is requested</p> <p>1: An internal reset is requested</p>  |

|        |                 |       |     |   |
|--------|-----------------|-------|-----|---|
| 2 to 0 | CKS2 to<br>CKS0 | All 0 | R/W | <p>Clock Select 2 to 0</p> <p>Select the clock source to be input to TCNT. The overflow cycle for <math>\phi = 33</math> MHz and <math>\phi_{\text{SUB}} = 32.768</math> kHz is enclosed in parentheses.</p> <p>When PSS = 0:</p> <p>000: <math>\phi/2</math> (frequency: 15.5 <math>\mu\text{s}</math>)</p> <p>001: <math>\phi/64</math> (frequency: 496.5 <math>\mu\text{s}</math>)</p> <p>010: <math>\phi/128</math> (frequency: 993.0 <math>\mu\text{s}</math>)</p> <p>011: <math>\phi/512</math> (frequency: 4.0 ms)</p> <p>100: <math>\phi/2048</math> (frequency: 15.9 ms)</p> <p>101: <math>\phi/8192</math> (frequency: 63.6 ms)</p> <p>110: <math>\phi/32768</math> (frequency: 254.2 ms)</p> <p>111: <math>\phi/131072</math> (frequency: 1.02 s)</p> <p>When PSS = 1:</p> <p>000: <math>\phi_{\text{SUB}}/2</math> (cycle: 15.6 ms)</p> <p>001: <math>\phi_{\text{SUB}}/4</math> (cycle: 31.3 ms)</p> <p>010: <math>\phi_{\text{SUB}}/8</math> (cycle: 62.5 ms)</p> <p>011: <math>\phi_{\text{SUB}}/16</math> (cycle: 125 ms)</p> <p>100: <math>\phi_{\text{SUB}}/32</math> (cycle: 250 ms)</p> <p>101: <math>\phi_{\text{SUB}}/64</math> (cycle: 500 ms)</p> <p>110: <math>\phi_{\text{SUB}}/128</math> (cycle: 1 s)</p> <p>111: <math>\phi_{\text{SUB}}/256</math> (cycle: 2 s)</p> |
|--------|-----------------|-------|-----|---|

Notes: 1. Only 0 can be written, to clear the flag.

2. When OVF is polled with the interval timer interrupt disabled, OVF = 1 must be read at least twice.

Semicon

## 6. Operation

### 6.1 Watchdog Timer Mode




Figure 6.1: Watchdog Timer Mode ( $\overline{\text{RST/NMI}} = 1$ ) Operation

### 6.2 Interval Timer Mode




Figure 6.2: Interval Timer Mode Operation




Figure 6.3: OVF Flag Set Timing

### 6.3 RESO Signal Output Timing




Figure 6.4: Output of RESO signal

-End-