### EE260 Introduction to Digital Design

Lecture 6b: Timing Hazards

#### Behavior of Digital Circuits: Steady State vs. Transient

- · We have been analyzing and designing digital circuits assuming steady-state conditions:
  - The circuit is stable: the inputs have been applied a long time ago and they have never changed since, so that all gates have had enough time to compute their outputs
    Alternatively, we can think of it as if all the gates are ideally fast they react immediately to the changes at the input.
- In reality, transient behavior is important: Each gate has a finite (not 0) delay from the time inputs change to the time the change effects their outputs.
- Transient behavior has two main consequences: Circuits have overall finite delays (important for performance evaluation)
  - Circuits might have glitches at their outputs

## **Glitches and Hazards**

- *Glitch*: pulse due to finite propagation time, when steady state analysis predicts no change in the signal
- Hazard: Exists when a circuit has the possibility of a glitch
  - Depends on exact delays or other electrical features of the components
- Key Point: in certain cases, we need to avoid all glitches. To be sure, we need to eliminate all hazards



















## Static 1-Hazard

#### • Definition:

#### A circuit has a static 1-Hazard if there exists a pair of input combinations such that:

- They differ in only 1 input variable
- Both give an "1" output
- It is possible for a momentary "0" to occur at the output during a transition between the two inputs
- The previous circuit is an example of static 1-hazard

### Static 0-Hazard

#### • Definition (dual):

- A circuit has a static 0-Hazard if there exists a pair of input combinations such that:
  - They differ in only 1 input variable
  - Both give an "0" output
  - It is possible for a momentary "1" to occur at the output during a transition between the two inputs
- For example, the dual of the previous circuit is an example of static 0-hazard (see book for other examples)

#### How do we find hazards?

- If we have a 2-level implementation, analysis can be done on the K-Map!
- It can be proven that:
  - A properly designed AND-OR circuit does not have 0-hazards
  - It has 1-hazards only if there are 2 adjecent 1cells in the K-Map that are not covered by a single implicant

## Finding Hazards - Example

• Previous circuit's K-Map:



• The <u>reason</u> why there is a hazard is that, when the input Z makes a transition from 0 to 1, two different parts of the circuit are working to guarantee that the output remains 1. If there is delay mismatch, a glitch occurs

# **Correcting Hazards**

- Due to the previous property, we can eliminate 1-hazards by making sure that no adjacent pair of 1 exists that do not belong to the same cube
- Therefore, it is sufficient to find such pairs and add corresponding prime implicants
- We can eliminate hazards by making the circuit more complex – <u>only when needed</u>!

## Correcting Hazards - Example



• <u>NOW</u>, when the input Z makes a transition from 0 to 1, one additional portion of the circuit maintains the output at 1, no matter the delays of other parts.

## OR-AND and 0-Hazards

- By duality, it is clear that:
  - OR-AND circuits do not have 1-Hazards
  - OR-AND circuits have 0-Hazards if and only if there are two adjecent 0-cells not covered by a single implicant
  - Adding such implicants will eliminate all static hazards

## Are there other hazards?

- Dynamic hazards:
  - Consists in an output that is changing more than twice during a single input transition
  - They cannot occur with 2-level circuits
  - They might occur in multi-level circuit
  - See book for examples

## Last word about Hazards

- As we will see in the second part of the semester, the traditional (synchronous) design flow allows combinational circuits to have hazards
- Only when designing specialized circuits (asynchronous, or certain elementary components) it is necessary to make sure that hazards do not show up.